summaryrefslogtreecommitdiff
path: root/tests/from_brain.rs
AgeCommit message (Collapse)Author
7 daysanother fuzz victory!iximeow
7 daysfuzz cases: only 64 system registers, display should never paniciximeow
7 daysseeming goodiximeow
7 daysl2 cache management instructions are system and undocumentediximeow
8 daysshift plus extenders no longer ambiguousiximeow
8 daysthe rest of the extendersiximeow
8 dayspredicated store was RegOffset when it should be RegOffsetInciximeow
and a few more extender tests
8 daysjust... decoded predicated loads wrong...iximeow
8 daysmore instruction extendersiximeow
8 daysinitial list of extendable instructions, fix memub/memuh decode errorsiximeow
8 daysinitial instruction extender support, more system instructionsiximeow
9 daysmore registers as lower case, pc-relative shown like every other archiximeow
11 daysllvm accepts lowercase register names so LETS GOOOOOiximeow
11 dayscontrol, gpr register names, readmeiximeow
12 dayssystem control register names, more cleanupiximeow
12 dayssupervisor mode instructions, control register namesiximeow
13 dayswowowowow cargo test passesiximeow
14 daysit is done (not all system, duplex, extender tho)iximeow
14 dayssfrecipa, more test cases, more inst variantsiximeow
14 daysmore test coverage, getting close..iximeow
14 daysmore tests and cleanup; sub, instruction labels, sfmpyiximeow
additionally, AndNot should show its special assign mode if one is set. a few instructions have 64-bit register pairs that can be conjugated. vrmpywoh should have operands. :sat applied incompletely AndNot can have |=, &=, and ^= assign modes, not += had a sub with backwards operands
14 dayswretched architecture which does not know the light of g*diximeow
14 daysmore pmpy, ignore shift_{left,right} with amt=0iximeow
2025-04-06gross hacks for AddAsl, fix AddMpyi decodingiximeow
2025-04-06more test coverage, gpr conjugatesiximeow
2025-04-06shift vs sat order in display, vxaddsubh/vxsubaddh/extractu/decbiniximeow
2025-04-06fix extractu/shuff{e,o}{b,h}, add many test cases, handle AddMpyiiximeow
2025-04-05theoretically all non-system instructions...iximeow
2025-03-291101* is all thats left...iximeow
2025-03-280b1000..0b1100: DONE!iximeow
2025-03-23shifts and MORE transcription errors :(iximeow
2025-03-23thats 0110... doneiximeow
2025-03-23more loop support, transcription errors, etciximeow
2025-03-22wow 1001... is done nowiximeow
2025-03-22more loads, fix wrong dest ops for some loads..iximeow
2025-03-22more tests, support more loads/storesiximeow
2025-03-21assign-merge is recorded now, 0100.. is decodediximeow
2025-03-19moderate progress...iximeow
2024-12-23checkpointiximeow
2024-11-10some iclass 1100, 1010, 1001iximeow
2024-10-08more progressiximeow
2024-10-06more support, docs about some weird instruction shapesiximeow
2024-10-05more ops, transcription errorsiximeow
2024-10-05broader support, maybe 1/8th through. also v73 manual does not list ↵iximeow
supervisor instructions...
2024-09-29starting to look like a disassembleriximeow
generated by cgit v1.1 at 2025-04-21 00:27:30 +0000