aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authoriximeow <me@iximeow.net>2026-05-03 19:47:39 +0000
committeriximeow <me@iximeow.net>2026-05-03 19:51:01 +0000
commit41e37448e78121266ef3e2612b4cf2822bfa68c0 (patch)
tree59dcfea6832d28ccf62d28a3fa907b4c442c8642
parent9ece719b32340e3800da1ed7c0b9f70746cae51b (diff)
invept precision
-rw-r--r--CHANGELOG2
-rw-r--r--src/isa_settings.rs7
-rw-r--r--test/long_mode/mod.rs10
3 files changed, 19 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 2db4bfa..050cc5b 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -29,6 +29,8 @@
always decoded as ymm.
* vmaskmovqdu now reports a memory access size for the implied write to ds:[rdi/edi/di].
* correct swapped operand order of 0xD6-opcode movq.
+* some instructions (such as invept, invvpid) were accepted by uarch-specific
+ deocders when they should not have been.
## 2.0.0
diff --git a/src/isa_settings.rs b/src/isa_settings.rs
index 76fab5a..c996bd2 100644
--- a/src/isa_settings.rs
+++ b/src/isa_settings.rs
@@ -764,6 +764,13 @@ macro_rules! gen_isa_settings {
return Err(<$decode_err>::InvalidOpcode);
}
}
+ <$opcode>::INVEPT |
+ <$opcode>::INVVPID => {
+ if !settings.vmx() {
+ return Err(<$decode_err>::InvalidOpcode);
+ }
+ }
+
other => {
if !settings.bmi1() {
if BMI1.contains(&other) {
diff --git a/test/long_mode/mod.rs b/test/long_mode/mod.rs
index cca08b4..7145325 100644
--- a/test/long_mode/mod.rs
+++ b/test/long_mode/mod.rs
@@ -2988,6 +2988,12 @@ fn test_sha() {
#[test]
fn test_vmx() {
+ fn test_display_vmx(bytes: &[u8], text: &'static str) {
+ test_display_under(&InstDecoder::minimal().with_vmx(), bytes, text);
+ test_display_under(&InstDecoder::default(), bytes, text);
+ test_invalid_under(&InstDecoder::minimal(), bytes);
+ }
+
test_display(&[0x0f, 0xc7, 0x3f], "vmptrst qword [rdi]");
test_display(&[0x0f, 0xc7, 0x37], "vmptrld qword [rdi]");
test_display(&[0xf3, 0x0f, 0xc7, 0x37], "vmxon qword [rdi]");
@@ -3000,6 +3006,10 @@ fn test_vmx() {
test_display(&[0x66, 0x0f, 0xc7, 0x33], "vmclear qword [rbx]");
test_display(&[0xf3, 0x4f, 0x0f, 0xc7, 0x33], "vmxon qword [r11]");
test_display(&[0xf3, 0x0f, 0xc7, 0x33], "vmxon qword [rbx]");
+
+ // these need vmx and invept features
+ test_display_vmx(&[0x66, 0x0f, 0x38, 0x80, 0x01], "invept rax, xmmword [rcx]");
+ test_display_vmx(&[0x66, 0x0f, 0x38, 0x81, 0x01], "invvpid rax, xmmword [rcx]");
}
#[test]