aboutsummaryrefslogtreecommitdiff
path: root/CHANGELOG
diff options
context:
space:
mode:
authoriximeow <me@iximeow.net>2020-05-23 21:02:32 -0700
committeriximeow <me@iximeow.net>2020-05-23 21:02:32 -0700
commit79cd0c80a858448713aedd3d607dc363be891d8c (patch)
tree8767f8c59c11c47a7f6996d0655206fa6917b2ba /CHANGELOG
parent9b965525afced37e99543e3a412218207a41e793 (diff)
fix important memory decode error in long mode
add tests for modrm/sib decoding, xsave extensions
Diffstat (limited to 'CHANGELOG')
-rw-r--r--CHANGELOG12
1 files changed, 12 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index e8e35da..24290ab 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -1,3 +1,15 @@
+## 0.0.12
+
+* fix improper decode of `sib` memory operand when `rex.x` is set and index is `0b100`
+ - functionally: instructions which should have had a memory operand like
+ `[rax + r12 + disp]` were missing `r12`
+* add instruction set extensions: `SHA`, `BMI1`, `BMI2`, `XSAVE`, `RDRAND`,
+ `RDSEED`, `CMPXCHG{8,16}B` `ADX`, `SVM`, `MOVBE`, `PREFETCHW`, `TSX`, and
+ `F16C`
+* add `RDFSBASE`, `RDGSBASE`, `WRFSBASE`, `WRGSBASE`
+* builders for per-uarch x86_64 instruction decoders, see `yaxpeax_x86::long_mode::uarch::{intel, amd}`
+* builders for per-uarch x86_32 instruction decoders, see `yaxpeax_x86::protected_mode::uarch::{intel, amd}`
+
## 0.0.11
* fix mis-named 'cbd' instruction, which should be 'cwd'