diff options
author | iximeow <me@iximeow.net> | 2020-02-16 02:02:32 -0800 |
---|---|---|
committer | iximeow <me@iximeow.net> | 2020-02-16 02:02:32 -0800 |
commit | 78d0c21c475fce65c36e64a36c26c689bee0faae (patch) | |
tree | b08d6b077e799e7e42902645bcd289aa22be5649 /src/long_mode/mod.rs | |
parent | fb41b5261b49f67e67e87e3a7401d748781d6c29 (diff) |
embarassingly had OperandSpec variants for modrm displacement == 0 backwards
Diffstat (limited to 'src/long_mode/mod.rs')
-rw-r--r-- | src/long_mode/mod.rs | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/src/long_mode/mod.rs b/src/long_mode/mod.rs index d74ebe4..954ae95 100644 --- a/src/long_mode/mod.rs +++ b/src/long_mode/mod.rs @@ -4457,16 +4457,16 @@ fn read_sib<T: Iterator<Item=u8>>(bytes_iter: &mut T, instr: &mut Instruction, m if disp == 0 { if modbits == 0 { - OperandSpec::RegScaleDisp + OperandSpec::RegScale } else { - OperandSpec::RegIndexBaseScaleDisp + OperandSpec::RegIndexBaseScale } } else { instr.disp = disp as i64 as u64; if modbits == 0 { - OperandSpec::RegScale + OperandSpec::RegScaleDisp } else { - OperandSpec::RegIndexBaseScale + OperandSpec::RegIndexBaseScaleDisp } } } |