aboutsummaryrefslogtreecommitdiff
path: root/src/long_mode/mod.rs
diff options
context:
space:
mode:
authoriximeow <me@iximeow.net>2020-05-03 13:52:39 -0700
committeriximeow <me@iximeow.net>2020-05-03 13:52:39 -0700
commitc9df7910c914d04644aee660d48de1245467f384 (patch)
tree33d1a0f5f21b4356d8a4c544f8a5aa901461d93d /src/long_mode/mod.rs
parent79388a4ff09fe21d31fe41a68e59a92263c2eea5 (diff)
that instruction is cwd, not cbd
Diffstat (limited to 'src/long_mode/mod.rs')
-rw-r--r--src/long_mode/mod.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/long_mode/mod.rs b/src/long_mode/mod.rs
index b5920c5..3319141 100644
--- a/src/long_mode/mod.rs
+++ b/src/long_mode/mod.rs
@@ -519,7 +519,7 @@ pub enum Opcode {
CBW,
CWDE,
CDQE,
- CBD,
+ CWD,
CDQ,
CQO,
LODS,
@@ -5959,7 +5959,7 @@ fn unlikely_operands<T: Iterator<Item=u8>>(decoder: &InstDecoder, mut bytes_iter
OperandCode::CVT_DA => {
let opwidth = imm_width_from_prefixes_64(SizeCode::vqp, instruction.prefixes);
instruction.opcode = match opwidth {
- 2 => { Opcode::CBD },
+ 2 => { Opcode::CWD },
4 => { Opcode::CDQ },
8 => { Opcode::CQO },
_ => { unreachable!("invalid operation width"); },