aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/long_mode/mod.rs4
-rw-r--r--src/protected_mode/mod.rs4
-rw-r--r--src/real_mode/mod.rs4
3 files changed, 6 insertions, 6 deletions
diff --git a/src/long_mode/mod.rs b/src/long_mode/mod.rs
index 01b2f08..ad2915c 100644
--- a/src/long_mode/mod.rs
+++ b/src/long_mode/mod.rs
@@ -6741,7 +6741,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::G_Ev_xmm_Ib => {
@@ -6760,7 +6760,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::PMOVX_E_G_xmm => {
diff --git a/src/protected_mode/mod.rs b/src/protected_mode/mod.rs
index 54c9c0a..8bf15a4 100644
--- a/src/protected_mode/mod.rs
+++ b/src/protected_mode/mod.rs
@@ -6600,7 +6600,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::G_Ev_xmm_Ib => {
@@ -6619,7 +6619,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::PMOVX_E_G_xmm => {
diff --git a/src/real_mode/mod.rs b/src/real_mode/mod.rs
index 6e7aaa4..8d4e4dd 100644
--- a/src/real_mode/mod.rs
+++ b/src/real_mode/mod.rs
@@ -6640,7 +6640,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::G_Ev_xmm_Ib => {
@@ -6659,7 +6659,7 @@ fn read_operands<
} else {
instruction.regs[1].bank = RegisterBank::X;
}
- instruction.operands[2] = OperandSpec::ImmI8;
+ instruction.operands[2] = OperandSpec::ImmU8;
instruction.operand_count = 3;
}
OperandCase::PMOVX_E_G_xmm => {