| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 14 hours | fix some forms of lss/lfs/lgs having incorrectly-small memory sizes | iximeow | |
| 14 hours | protected/real mode lfs/lgs/lss | iximeow | |
| 14 hours | pextr*/pinsr*/insertps/extrps immediate is now u8 instead of i8 | iximeow | |
| 14 hours | fix seam, user-ipi, {rd,wr}{fs,gs}base instructions decoding outside 64b mode | iximeow | |
| 14 hours | fix vgatherdpd using incorrect simd vector width for gather indices | iximeow | |
| 14 hours | fix vpbroadcast* memory size and source register bank | iximeow | |
| 14 hours | add MASM-style formatting support in all modes | iximeow | |
| this includes a mildly nightmarish bit of test harness to compare against ml.exe/ml64.exe/dumpbin.exe, which in turn chased out a bunch of bugs. yay! | |||
| 14 days | 64-bit: vex-prefix register extension.. | iximeow | |
| 14 days | fix several instructions' incorrect memory or op2 size | iximeow | |
| 14 days | rename rne-sae to rn-sae | iximeow | |
| 14 days | fix mnemonics for prefetcht* | iximeow | |
| 14 days | Make invalid instruction constructors actually return invalid instructions | Samuel Arnold | |
| As opposed to nops. | |||
| 2026-05-26 | fix jrcxz/jecxz/jcxz having "two operands" | iximeow | |
| 2026-05-25 | 2.1.0 is real! | iximeow | |
| 2026-05-25 | reject arpl in 16-bit decoding | iximeow | |
| 2026-05-25 | reword changelog | iximeow | |
| 2026-05-25 | and some prefix helpers should be pub | iximeow | |
| 2026-05-25 | j*cxz/pusha/popa alternate size forms | iximeow | |
| these all existed since forever but the library did not distinguish them and did not provide prefix information for users to tell which had been decoded. | |||
| 2026-05-25 | add behavior information for x86_64 instructions | iximeow | |
| this is a squash of a few months' hacking, including but not limited to what eventually got extracted into https://git.iximeow.net/asmlinator/about/ the path here is generally not historically interesting, and the vast majority of this diff is very particular static data tables (BehaviorDigests and implicit operand lists) `src/long_mode/behavior.rs` will more or less be directly adapted into versions for x86-32 and x86-16, similar to the instruction decoders. | |||
| 2026-05-25 | gpr register size in real/protected mode | iximeow | |
| 2026-05-25 | disallow 66-prefixed sha1rnds4 | iximeow | |
| 2026-05-25 | pusha/popa/push-imm memory sizes | iximeow | |
| 2026-05-25 | working through a bunch of avx512 stuff, regspec constructors are const | iximeow | |
| 2026-05-25 | pextr*/extractps | iximeow | |
| 2026-05-25 | feature guard for key locker | iximeow | |
| 2026-05-25 | invept precision | iximeow | |
| 2026-05-25 | more precision for vinsert/vextract/vblendv{ps,pd} | iximeow | |
| 2026-05-25 | vmaskmovdqu, vmovq were also incorrect in some ways... | iximeow | |
| 2026-05-25 | more general avx improvements | iximeow | |
| 2026-05-25 | cleanup pass on vex-encoded instructions is going to be exciting | iximeow | |
| 2026-05-25 | report memory access size for "monitor" | iximeow | |
| 2026-05-25 | maskmov{q,dqu} memory access size | iximeow | |
| 2026-05-25 | more precise about 0f0d prefetch/nop | iximeow | |
| 2026-05-25 | fix table management instructions' ({l,s}{g,i,l}dt) mem_size | iximeow | |
| these instructions, it turns out, have fixed operand size based on CPU execution mode and regardless of prefixes. good to know! | |||
| 2026-05-25 | more accurate mov seg-to-gpr operand size | iximeow | |
| 2026-05-25 | pushf, popf, enter, leave, xlat all have implicit memory access | iximeow | |
| also add "is_masked" to operand spec | |||
| 2026-02-22 | correct push-immediate memory access size | iximeow | |
| 2025-06-02 | changelog should note ISA extension changes | iximeow | |
| 2024-06-24 | rename most operand variants, make them structy rather than tupley | iximeow | |
| 2024-06-23 | note yaxpeax-arch version bump in changelog | iximeow | |
| 2024-06-23 | add additional `call` test cases | iximeow | |
| fix 32-bit 66-prefixed ff /2 call not having 16-bit operands fix momentary regression in rendering `call` instructions to string | |||
| 2023-12-16 | fix hreset being disassembled as having second operand of "Nothing" | iximeow | |
| just report it having one operand... | |||
| 2023-12-16 | fix incorrect register class names in long_mode1.2.1 | iximeow | |
| also adjust changelog for a 1.2.1 version again, no new interfaces to go with these bugfixes. | |||
| 2023-12-16 | fix incorrect register selection for `vpbroadcastm{b2q,w2d}` with `rex.b` set | iximeow | |
| 2023-12-16 | fix incorrect register selection for `vpmov*2m` with `rex.r` set | iximeow | |
| 2023-12-16 | fix incorrect register selection for `vpmovm2*` with `rex.b` set | iximeow | |
| 2023-12-16 | abnormal memory sizes for keylocker instructions are not bugs | iximeow | |
| new `does_not_decode_invalid_registers` fuzzer found other bugs! the 384-bit accesses for 128b keylocker instructions are an otherwise-unknown size and had a memory size of `BUG`. they are not bugs. give the memory size a real name. | |||
| 2023-12-16 | reword new changelog entries | iximeow | |
| 2023-12-15 | update changelog, bump version number for future publish | iximeow | |
| 2023-07-24 | 1.2.0 | iximeow | |
 |
index : yaxpeax-x86 | |
| yaxpeax x86 decoder |
| aboutsummaryrefslogtreecommitdiff |