aboutsummaryrefslogtreecommitdiff
path: root/CHANGELOG
AgeCommit message (Expand)Author
13 hoursprotected/real mode lfs/lgs/lssiximeow
13 hourspextr*/pinsr*/insertps/extrps immediate is now u8 instead of i8iximeow
13 hoursfix seam, user-ipi, {rd,wr}{fs,gs}base instructions decoding outside 64b modeiximeow
13 hoursfix vgatherdpd using incorrect simd vector width for gather indicesiximeow
13 hoursfix vpbroadcast* memory size and source register bankiximeow
13 hoursadd MASM-style formatting support in all modesiximeow
14 days64-bit: vex-prefix register extension..iximeow
14 daysfix several instructions' incorrect memory or op2 sizeiximeow
14 daysrename rne-sae to rn-saeiximeow
14 daysfix mnemonics for prefetcht*iximeow
14 daysMake invalid instruction constructors actually return invalid instructionsSamuel Arnold
2026-05-26fix jrcxz/jecxz/jcxz having "two operands"iximeow
2026-05-252.1.0 is real!iximeow
2026-05-25reject arpl in 16-bit decodingiximeow
2026-05-25reword changelogiximeow
2026-05-25and some prefix helpers should be pubiximeow
2026-05-25j*cxz/pusha/popa alternate size formsiximeow
2026-05-25add behavior information for x86_64 instructionsiximeow
2026-05-25gpr register size in real/protected modeiximeow
2026-05-25disallow 66-prefixed sha1rnds4iximeow
2026-05-25pusha/popa/push-imm memory sizesiximeow
2026-05-25working through a bunch of avx512 stuff, regspec constructors are constiximeow
2026-05-25pextr*/extractpsiximeow
2026-05-25feature guard for key lockeriximeow
2026-05-25invept precisioniximeow
2026-05-25more precision for vinsert/vextract/vblendv{ps,pd}iximeow
2026-05-25vmaskmovdqu, vmovq were also incorrect in some ways...iximeow
2026-05-25more general avx improvementsiximeow
2026-05-25cleanup pass on vex-encoded instructions is going to be excitingiximeow
2026-05-25report memory access size for "monitor"iximeow
2026-05-25maskmov{q,dqu} memory access sizeiximeow
2026-05-25more precise about 0f0d prefetch/nopiximeow
2026-05-25fix table management instructions' ({l,s}{g,i,l}dt) mem_sizeiximeow
2026-05-25more accurate mov seg-to-gpr operand sizeiximeow
2026-05-25pushf, popf, enter, leave, xlat all have implicit memory accessiximeow
2026-02-22correct push-immediate memory access sizeiximeow
2025-06-02changelog should note ISA extension changesiximeow
2024-06-24rename most operand variants, make them structy rather than tupleyiximeow
2024-06-23note yaxpeax-arch version bump in changelogiximeow
2024-06-23add additional `call` test casesiximeow
2023-12-16fix hreset being disassembled as having second operand of "Nothing"iximeow
2023-12-16fix incorrect register class names in long_mode1.2.1iximeow
2023-12-16fix incorrect register selection for `vpbroadcastm{b2q,w2d}` with `rex.b` setiximeow
2023-12-16fix incorrect register selection for `vpmov*2m` with `rex.r` setiximeow
2023-12-16fix incorrect register selection for `vpmovm2*` with `rex.b` setiximeow
2023-12-16abnormal memory sizes for keylocker instructions are not bugsiximeow
2023-12-16reword new changelog entriesiximeow
2023-12-15update changelog, bump version number for future publishiximeow
2023-07-241.2.0iximeow
2023-07-24fix handling of lar/lsl source registeriximeow