| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2020-08-09 | long instructions | iximeow | |
| 2020-08-09 | loop{,z,nz}/jecxz | iximeow | |
| 2020-08-09 | movabs/offset | iximeow | |
| 2020-08-09 | fix setcc decoding | iximeow | |
| 2020-08-09 | warnings-b-gon | iximeow | |
| 2020-08-09 | x87 support, plus several other missing instructions | iximeow | |
| 2020-08-09 | sse4.2 tests and missing instructions | iximeow | |
| 2020-08-09 | sse4.1 instruction tests | iximeow | |
| 2020-07-26 | bitwise ops, test cases, btr | iximeow | |
| 2020-07-26 | ssse3, some missing sse4.1, and pextrw operands | iximeow | |
| 2020-07-26 | support upper end of 0f opcode map mmx instructions | iximeow | |
| 2020-05-23 | fix important memory decode error in long mode | iximeow | |
| add tests for modrm/sib decoding, xsave extensions | |||
| 2020-05-23 | add SHA, BMI1, and BMI2, complete XSAVE extension support | iximeow | |
| additionally: cmpcxchg{8,16}b, rdrand, rdseed, rdpid, {rd,wr}{fs,gs}base | |||
| 2020-05-21 | add sha, lzcnt, tsx, f16c, svm, movbe, adx, and prefetchw extensions | iximeow | |
| also add builders to get decoders appropriate for specific microarchitectures from intel and amd * low-power architectures are not yet present | |||
| 2020-05-03 | add width() to ask width of an x86 operand | iximeow | |
| this is largely wrong for memory operands, which require more invasive changes | |||
| 2020-05-03 | that instruction is cwd, not cbd | iximeow | |
| 2020-05-03 | bump yaxpeax-arch to 0.0.4, use AddressDiff, fix warnings in ffi | iximeow | |
| 2020-03-22 | yaxpeax-x86 decodes in 32-bit mode now | iximeow | |
 |
index : yaxpeax-x86 | |
| yaxpeax x86 decoder |
| aboutsummaryrefslogtreecommitdiff |