aboutsummaryrefslogtreecommitdiff
path: root/test
AgeCommit message (Expand)Author
11 hourspextr*/pinsr*/insertps/extrps immediate is now u8 instead of i8iximeow
11 hoursfix seam, user-ipi, {rd,wr}{fs,gs}base instructions decoding outside 64b modeiximeow
11 hoursset up dumpbin/masm for properly assmbling and parsing in 16/32-bit modesiximeow
11 hoursfix vgatherdpd using incorrect simd vector width for gather indicesiximeow
11 hoursfix vpbroadcast* memory size and source register bankiximeow
11 hoursadd MASM-style formatting support in all modesiximeow
14 daysthe weird 64b movq thing was a capstone bug all along?!iximeow
14 daysfix several instructions' incorrect memory or op2 sizeiximeow
14 daysrename rne-sae to rn-saeiximeow
14 daysfix mnemonics for prefetcht*iximeow
14 daysreworking how tests work: more modular nowiximeow
14 daysfeature gate kvm tests to linuxiximeow
14 daysuseless use of unsafeiximeow
2026-05-25push/pop width in 16/32-bit modes are receptive to operand width prefixiximeow
2026-05-25dont clobber test VM control state in tests..iximeow
2026-05-25reject arpl in 16-bit decodingiximeow
2026-05-25j*cxz/pusha/popa alternate size formsiximeow
2026-05-25adapt long-mode behavior support to protected mode and real modeiximeow
2026-05-25add behavior information for x86_64 instructionsiximeow
2026-05-2566-prefixed sha1rnds4 doesnt even realiximeow
2026-05-25pusha/popa/push-imm memory sizesiximeow
2026-05-25working through a bunch of avx512 stuff, regspec constructors are constiximeow
2026-05-25pextr*/extractpsiximeow
2026-05-25invept precisioniximeow
2026-05-25more precision for vinsert/vextract/vblendv{ps,pd}iximeow
2026-05-25actually support avx/f16c in per-uarch decodingiximeow
2026-05-25vmaskmovdqu, vmovq were also incorrect in some ways...iximeow
2026-05-25more general avx improvementsiximeow
2026-05-25cleanup pass on vex-encoded instructions is going to be excitingiximeow
2026-05-25maskmov{q,dqu} memory access sizeiximeow
2026-05-25more precise about 0f0d prefetch/nopiximeow
2026-05-25fix table management instructions' ({l,s}{g,i,l}dt) mem_sizeiximeow
2026-05-25more accurate mov seg-to-gpr operand sizeiximeow
2026-05-25push/pop for segment registers has implicit memory accessiximeow
2026-05-25pushf, popf, enter, leave, xlat all have implicit memory accessiximeow
2026-02-22correct push-immediate memory access sizeiximeow
2025-09-29fix broken capstone_bench stuff, might delete later, idkiximeow
2025-09-29annotation description test requires `fmt`iximeow
2025-06-013dnow was still supported on K8, K10. 32-bit mode should learn about uarch tw...iximeow
2025-06-01expand isa feature selection to more bitsiximeow
2024-06-24rename most operand variants, make them structy rather than tupleyiximeow
2024-06-23add additional `call` test casesiximeow
2024-06-23InstructionTextBuffer is only present with alloc (new crate flag)iximeow
2024-06-22NoColorsSink has a decent name nowiximeow
2024-06-22extract reusable display bits into yaxpeax-arch, add a visitor fn to Operandiximeow
2024-06-21things compile again, add a few more caution signs around InstructionTextBufferiximeow
2024-06-20starting to get new DisplaySink stuff ready to extract...iximeow
2024-06-19better testing for alternate sinks, fix hex formatting bug....iximeow
2024-06-18enough infratructure to avoid bounds checks, at incredible user costiximeow
2024-06-16commit unshippable wildly unsafe asm-filled printing codeiximeow