aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authoriximeow <me@iximeow.net>2021-12-28 21:57:40 -0800
committeriximeow <me@iximeow.net>2021-12-28 21:57:40 -0800
commit0c4f37a8874826f6d68a42e308aa37d90d8cc3df (patch)
tree87c640d1bf63e8d726cc34170964dc036bbe76c8
parent8ce114ef465183ef72fd2facb06a3857bf4c924b (diff)
cleanup
-rw-r--r--src/armv8/a64.rs7
1 files changed, 1 insertions, 6 deletions
diff --git a/src/armv8/a64.rs b/src/armv8/a64.rs
index 8a7609d..126b475 100644
--- a/src/armv8/a64.rs
+++ b/src/armv8/a64.rs
@@ -3305,9 +3305,7 @@ impl Decoder<ARMv8> for InstDecoder {
let op2 = (word >> 19) & 0b1111;
let op1 = (word >> 23) & 0b11;
let op0 = (word >> 28) & 0b1111;
-// if (op0 & 0b0101) == 0b0101 {
- // op0 = x1x1, 11x1 is unallocated and 01x1 is many categories
- /* } else */ if (op0 & 0b1001) == 0b0000 {
+ if (op0 & 0b1001) == 0b0000 {
let op3_low = (op3 & 1) == 1;
if op1 >= 0b10 {
@@ -8028,7 +8026,6 @@ impl Decoder<ARMv8> for InstDecoder {
// load/store register pair (post-indexed)
// V == 1
// let opc_L = ((word >> 22) & 1) | ((word >> 29) & 0x6);
- // eprintln!("C3.3.15 V==1, opc_L: {}", opc_L);
let Rt = (word & 0x1f) as u16;
let Rn = ((word >> 5) & 0x1f) as u16;
let Rt2 = ((word >> 10) & 0x1f) as u16;
@@ -8135,7 +8132,6 @@ impl Decoder<ARMv8> for InstDecoder {
// load/store register pair (offset)
// V == 1
// let opc_L = ((word >> 22) & 1) | ((word >> 29) & 0x6);
- // eprintln!("C3.3.14 V==1, opc_L: {}", opc_L);
let Rt = (word & 0x1f) as u16;
let Rn = ((word >> 5) & 0x1f) as u16;
let Rt2 = ((word >> 10) & 0x1f) as u16;
@@ -8242,7 +8238,6 @@ impl Decoder<ARMv8> for InstDecoder {
// load/store register pair (pre-indexed)
// V == 1
// let opc_L = ((word >> 22) & 1) | ((word >> 29) & 0x6);
- // eprintln!("C3.3.16 V==1, opc_L: {}", opc_L);
let Rt = (word & 0x1f) as u16;
let Rn = ((word >> 5) & 0x1f) as u16;
let Rt2 = ((word >> 10) & 0x1f) as u16;