aboutsummaryrefslogtreecommitdiff
path: root/src/armv8/a64.rs
diff options
context:
space:
mode:
authoriximeow <me@iximeow.net>2024-03-16 22:44:38 +0000
committeriximeow <me@iximeow.net>2024-03-16 22:44:38 +0000
commitedfbf64598793284ddc3554dd2b264c1491d9a2f (patch)
tree24e380d7f9ea7041647bf363ee1d5ff35da60c02 /src/armv8/a64.rs
parentba0628655fe016e9073b7b4121998a67c92346d7 (diff)
test dmb and make immediates shown with the immediate prefix
Diffstat (limited to 'src/armv8/a64.rs')
-rw-r--r--src/armv8/a64.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/armv8/a64.rs b/src/armv8/a64.rs
index 6d3b29f..cdee6d5 100644
--- a/src/armv8/a64.rs
+++ b/src/armv8/a64.rs
@@ -2584,7 +2584,7 @@ impl Display for Opcode {
0b1101 => write!(fmt, "dmb ld"),
0b1110 => write!(fmt, "dmb st"),
0b1111 => write!(fmt, "dmb sy"),
- _ => write!(fmt, "dmb {:x}", option)
+ _ => write!(fmt, "dmb #{}", option)
};
}
Opcode::DSB(option) => {
@@ -2601,7 +2601,7 @@ impl Display for Opcode {
0b1101 => write!(fmt, "dsb ld"),
0b1110 => write!(fmt, "dsb st"),
0b1111 => write!(fmt, "dsb sy"),
- _ => write!(fmt, "dsb {:x}", option)
+ _ => write!(fmt, "dsb #{}", option)
};
}
Opcode::HINT => "hint",