| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2021-07-06 | update yaxpeax-arch to 0.2.2, corresponding API updates. tag 0.1.0HEAD0.1.0no-gods-no- | iximeow | |
| 2021-05-07 | bump yaxpeax-arch to 0.0.5 to drop the termion dep0.0.4 | iximeow | |
| 2020-05-03 | version bump, bumping yaxpeax-arch to 0.0.40.0.3 | iximeow | |
| 2020-02-05 | bump yaxpeax-arch version0.0.2 | iximeow | |
| 2020-02-03 | no more discarded operands0.0.1 | iximeow | |
| 2020-02-03 | ignore Cargo.lock | iximeow | |
| 2020-02-03 | add license and ignore lock file please | iximeow | |
| 2020-02-03 | add a handful more instructions to test against | iximeow | |
| 2020-02-03 | a displacement size of 0 in RegDerefDisp20Abs is possible and correct | iximeow | |
| specifically when selecting a register pair, rather than a displacement. | |||
| 2020-02-03 | popm register list is reversed from pushm order | iximeow | |
| see pages 219 and 215 in `M16C/60, M16C/20, M16C/Tiny Series Software Manual` aka "rej09b0137_m16csm.pdf". this change canonicalizes to pushm order. | |||
| 2020-02-03 | clean up incorrect handling of jump displacements, bit operands | iximeow | |
| also snuck in: display for Operand::RegList, RegDerefDisp20Abs (for particularly wide instructions) selected the wrong operands, generally behaving as if it were decoding 16-bit rather than 32-bit operands. | |||
| 2020-02-03 | mov.b from r0l/r0h has a corresponding reversed form to r0l/r0h | iximeow | |
| 2020-01-28 | draw the owl | iximeow | |
 |
index : yaxpeax-m16c | |
| yaxpeax m16c decoder |
| summaryrefslogtreecommitdiff |