aboutsummaryrefslogtreecommitdiff
path: root/src/long_mode/mod.rs
AgeCommit message (Expand)Author
12 dayscfg_attr wants feature, not features pluraliximeow
12 daysadd additional `call` test casesiximeow
12 dayscentralize unsafe claims and better validateiximeow
12 daysInstructionTextBuffer is only present with alloc (new crate flag)iximeow
13 daysextract reusable display bits into yaxpeax-arch, add a visitor fn to Operandiximeow
2024-06-21things compile again, add a few more caution signs around InstructionTextBufferiximeow
2024-06-21separate out display code further, reword comments on InstructionTextSink to ...iximeow
2024-06-20starting to get new DisplaySink stuff ready to extract...iximeow
2024-06-19configurable inlining to help with optsiximeow
2024-06-18enough infratructure to avoid bounds checks, at incredible user costiximeow
2024-06-13use a bit of Opcode to indicate rep/repne applicabilityiximeow
2024-04-02lets see how a visitor for operands works out here...iximeow
2024-04-02swap test order for segment override applicabilityiximeow
2024-04-02display opt: mem size labels and minor segment reporting changesiximeow
2023-12-16fix hreset being disassembled as having second operand of "Nothing"iximeow
2023-12-16fix incorrect register class names in long_mode1.2.1iximeow
2023-12-16fix opportunity for unhandled register synonymsiximeow
2023-12-15more RegSpec constructor validation, fix bug in x86_64 1b reg specsiximeow
2023-12-15fix incorrect register numbers in r12/r13 RegSpec constructor functionsDongjia "toka" Zhang
2023-07-24fix handling of lar/lsl source registeriximeow
2023-07-23fix + better test cvttsd2si+cvtsd2si (misdecode under 64-bit)iximeow
2023-07-16forward changes along to 32-bit decoder...iximeow
2023-07-09trying to delete branches on bank sizeiximeow
2023-07-09more matches to be mad at and turn into lookups insteadiximeow
2023-07-09irritated at matchesiximeow
2023-07-09that doesnt need to be a transmuteiximeow
2023-07-09changing OpcodeRecord to avoid bad use of simdiximeow
2023-07-09smaller tables and err variants preserves perf, but less code/dataiximeow
2023-07-09table-izing these matches substantially helps (pending bugs...)iximeow
2023-07-09remove very done todoiximeow
2023-07-09bitpacking is_memory seems to help (surpisingly much!)iximeow
2023-07-09Revert "restructuring of hotpath code, not worse but not better"iximeow
2023-07-09restructuring of hotpath code, not worse but not betteriximeow
2023-07-08consistently report end of prefixes/start of opcodeiximeow
2023-07-08todo for 2.xiximeow
2023-07-08seems like this makes things a bit faster...?iximeow
2023-07-08move rip-rel check to a slightly colder spot...iximeow
2023-07-08actually reject lock prefixes in vex instructionsiximeow
2023-07-06defer assigning mem_size or operand_count tooiximeow
2023-07-06M_Gv should be unreachable too...iximeow
2023-07-06defer initial assignment of regs and operands as much as possibleiximeow
2023-07-05fix operand handling for the psl/psr family of xmm shifts/rotatesiximeow
2023-07-05re-correct operand order of movdq2qiximeow
2023-07-04more read_E hoistingiximeow
2023-07-04incidental cleanup, see if inlining in evex helps/hurts (it hurts)iximeow
2023-07-04fix xbegin/xend (broken in DecodeCtx::rrr)iximeow
2023-07-04finally delete top-level modrm (50.10cpi, 2322ms)iximeow
2023-07-04begin project to hoist all read_E (perf better again! 50.21cpi)iximeow
2023-07-04fix f6 test imm lengths (perf regression :( )iximeow
2023-07-04new high score 49.89cpi (2259ms)iximeow