aboutsummaryrefslogtreecommitdiff
path: root/tests/armv7/thumb.rs
diff options
context:
space:
mode:
Diffstat (limited to 'tests/armv7/thumb.rs')
-rw-r--r--tests/armv7/thumb.rs18
1 files changed, 9 insertions, 9 deletions
diff --git a/tests/armv7/thumb.rs b/tests/armv7/thumb.rs
index ed9ae0e..4d33f47 100644
--- a/tests/armv7/thumb.rs
+++ b/tests/armv7/thumb.rs
@@ -4711,41 +4711,41 @@ fn smml() {
fn prefetch() {
test_display(
&[0xb0, 0xf8, 0x03, 0xfe],
- "pld.w [r0, #0xe03]"
+ "pld.w [r0, 0xe03]"
);
// ldrb with upper word bit 7 clear is just ldrb,
// but with it set it would be pld
test_display(
&[0x11, 0xf8, 0x78, 0xff],
- "ldrb.w pc, [r1, #0x78]!"
+ "ldrb.w pc, [r1, 0x78]!"
);
test_display(
&[0x91, 0xf8, 0x78, 0xff],
- "pld.w [r1, #0xf78]"
+ "pld.w [r1, 0xf78]"
);
// likewise, ldrh with bits 7, 8 clear Rt=1111 is only prefetch
// for some op2 patterns..
test_display(
&[0x3b, 0xf8, 0x78, 0xff],
- "ldrh.w pc, [fp, #0x78]!"
+ "ldrh.w pc, [fp, 0x78]!"
);
test_display(
&[0x3b, 0xf8, 0x78, 0xfc],
- "pld.w [fp, #-0x78]"
+ "pld.w [fp, -0x78]"
);
test_display(
&[0x3b, 0xf8, 0x38, 0xf0],
- "pld.w [fp, r8, lsl #3]"
+ "pld.w [fp, r8, lsl 3]"
);
// and ldrbt also does not become pld on rt==1111
test_display(
&[0x10, 0xf8, 0x7c, 0xfe],
- "ldrbt.w pc, [r0, #0x7c]"
+ "ldrbt.w pc, [r0, 0x7c]"
);
test_display(
&[0x93, 0xf9, 0x00, 0xf6],
- "pli.w [r3, #0x6000x78]"
+ "pli.w [r3, 0x600]"
);
}
@@ -4753,7 +4753,7 @@ fn prefetch() {
fn hvc() {
test_display(
&[0xe2, 0xf7, 0x00, 0x81],
- "hvc.w #0x2100"
+ "hvc.w 0x2100"
);
}