aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
11 hours66-prefixed sha1rnds4 doesnt even realiximeow
11 hoursgpr register size in real/protected modeiximeow
11 hoursdisallow 66-prefixed sha1rnds4iximeow
12 hourspusha/popa/push-imm memory sizesiximeow
12 hourshelpers to create cr0-cr7iximeow
12 hoursworking through a bunch of avx512 stuff, regspec constructors are constiximeow
12 hourspextr*/extractpsiximeow
12 hoursfeature guard for key lockeriximeow
12 hoursinvept precisioniximeow
12 hoursmore precision for vinsert/vextract/vblendv{ps,pd}iximeow
12 hoursactually support avx/f16c in per-uarch decodingiximeow
12 hoursvmaskmovdqu, vmovq were also incorrect in some ways...iximeow
12 hoursmore general avx improvementsiximeow
12 hourscleanup pass on vex-encoded instructions is going to be excitingiximeow
12 hoursreport memory access size for "monitor"iximeow
12 hoursmaskmov{q,dqu} memory access sizeiximeow
12 hoursmore precise about 0f0d prefetch/nopiximeow
12 hoursfix table management instructions' ({l,s}{g,i,l}dt) mem_sizeiximeow
12 hoursmore accurate mov seg-to-gpr operand sizeiximeow
12 hourspush/pop for segment registers has implicit memory accessiximeow
12 hourspushf, popf, enter, leave, xlat all have implicit memory accessiximeow
12 hoursadd initial stats for disasm stats in all modesiximeow
12 hoursgoodfile should use shas directly for local untagged refsiximeow
2026-02-22correct push-immediate memory access sizeiximeow
2026-02-14fair enough on those warningsiximeow
2026-02-14type aliases make some of these signatures less egregious..iximeow
2026-02-14uarch settings for apx, avx10.1, etc + nouns get capsiximeow
2025-09-29fix broken capstone_bench stuff, might delete later, idkiximeow
2025-09-29annotation description test requires `fmt`iximeow
2025-06-02changelog should note ISA extension changesiximeow
2025-06-013dnow was still supported on K8, K10. 32-bit mode should learn about uarch tw...iximeow
2025-06-01describe the per-isa extensions a bit betteriximeow
2025-06-01revise_instruction is the same on all bitnesses, so macro it tooiximeow
2025-06-01DecodeEverything wasn't useful, no better than InstDecoder::default()??iximeow
2025-06-01cpu feature bits are the same across 64/32/16-bitiximeow
2025-06-01expand isa feature selection to more bitsiximeow
2024-06-24summary description of opt work2.0.0iximeow
2024-06-24document one more stray unsafeiximeow
2024-06-24add missing feature flag to real-mode ffi libraryiximeow
2024-06-24bench: fetch from fork updated for yaxpeax-x86 2.0.0iximeow
2024-06-24bump cargo version to 2.0.0, not quite releasing yetiximeow
2024-06-24justify the current max instruction lengthiximeow
2024-06-24consistently enter register/number/opcode spansiximeow
2024-06-24one more stray docs erroriximeow
2024-06-24rename most operand variants, make them structy rather than tupleyiximeow
2024-06-23remove selects_cs(), cs() now does the right thingiximeow
2024-06-23note yaxpeax-arch version bump in changelogiximeow
2024-06-23update yaxpeax-arch to 0.3.1, fix fuzz target warningsiximeow
2024-06-23nightly correctly remarked that == on fat pointers is ambiguousiximeow
2024-06-23fix several sources of dead code warnings in various crate configsiximeow